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We report the experimental verification of a simple threshold controller, which clips the chaos to periods of
widely ranging orders, in a chaotic circuit. Then we use this to implement the fundamental NOR gate thus
obtaining a proof of principle experiment demonstrating the universal computing capability of chaotic systems.
DOI: 10.1103/PhysRevE.68.016205 PACS number~s!: 05.45.2aRecently, there has been a new theoretical direction in
harnessing the richness of chaos, namely, the exploitation of
chaos to do flexible computations @1#. A system is capable of
universal general purpose computing if it can emulate a NOR
or NAND gate since any logic gate can be obtained by an
adequate connection of NOR/NAND gate ~i.e., any Boolean
circuit can be built using a NOR ~NAND! gate! @2#.
In this paper, we will first discuss the experimental veri-
fication of a threshold controller that clips the chaos into
different temporal patterns and serves as a basis for a scheme
of computing with chaos @1#. Then, we will go on to give the
circuit implementation of the fundamental NOR gate.
I. CLIPPING THE CHAOS TO DIFFERENT PERIODS BY
THRESHOLDING
Consider a general N-dimensional dynamical system, de-
scribed by the evolution equation x˙5F(x), where x
[(x1 ,x2 ,. . .xN) are the state variables and variable xi is cho-
sen to be monitored and threshold controlled. Prescription
for the threshold control in this system is as follows: control
will be triggered whenever the value of the monitored vari-
able exceeds a critical threshold x* ~i.e., when xi.x*) and
the variable xi is reset to x* @3#. The dynamics continues till
the next occurrence of xi exceeding the threshold, when con-
trol resets its value to x* again. So, this controller does not
alter the original systems dynamics in any way, as there is no
perturbation on the parameters. Further, no run-time knowl-
edge of F(x) is involved, and no computation is needed to
obtain the necessary control.
The theoretical basis of the method lies in clipping de-
sired time sequences ~symbol sequences in maps! and en-
forcing a periodicity on the sequence through the threshold-
ing action, which acts as a resetting of initial conditions.
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temporal patterns that can be clipped to different behaviors.
This immense variety is not available from thresholding
regular systems. For an instance, it can be shown analytically
for one-dimensional ~1D! maps that the threshold mechanism
yields superstable orbits of all orders by simply varying the
threshold level @3#. Further, in 1D maps, the system is
trapped in the regular cycle the instant it exceeds threshold.
Now, we will experimentally demonstrate the success of
this simple controller in a circuit realization of the well-
known logistic map
xn1154axn~12xn!. ~1!
The circuit realization of the above discrete map is depicted
in Fig. 1~a!. In the circuit implementation, the notations
xn21 , xn , and xn11 denote voltages normalized by 10 V as
the unit. Hereafter, unless otherwise stated, the variables
xn21 , xn , xn11 , and x* are normalized by 10 V as the unit
for experimental results. An analog multiplier integrated cir-
cuit IC ~analog devices AD633! is used as a squarer and it
produces the output voltage of xn
2/10 V for the given xn as
the input. By utilizing the suitable inverting amplifier, invert-
ing summing amplifier, and a sign-changer realized with
opamps OA1, OA2, and OA3, respectively, the voltage pro-
portional to 4xn(12xn) will be available at the output of
OA3. A variable resistor ~VR1! is used to control the param-
eter a in Eq. 1. The value of a can be varied from 0 to 1. The
output voltage of OA3 becomes a new input voltage to the
multiplier AD633 after passing through a sample-and-hold
circuit ~SH1!, a threshold controller circuit, and another
sample-and-hold circuit ~SH2!. The sample-and-hold circuits
are implemented with LF 398 or ADG412 IC’s and these are
triggered by timing pulses T1 and T2 as shown in Fig. 1~b!.
The timing pulses are being generated from the clock gen-
erator providing a delay of feedback. The delay is essential
for obtaining the solution of Eq. 1. Here, a clock rate of
either 5 or 10 kHz is used.
A precision clipping circuit @4# as depicted in Fig. 1~c! is
employed for threshold control when the terminals are con-©2003 The American Physical Society05-1
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values for the control circuit to be the following: op-amp
5mA741, diode5IN4148 or IN34A, series resistor51 kV ,
and threshold control voltage5V*, which sets the x*. A
delayed signal from SH1 is being monitored by the threshold
control circuitry. The threshold controlled voltage is again
FIG. 1. Circuit for solving Eq. 1: ~a! logistic map module, ~b!
timing pulses, and ~c! threshold control module. See text for details.01620sampled by SH2 and fed as the input of AD633 through a
suitable gain control resistor ~VR2!.
Figure 2~a! displays the uncontrolled chaotic attractor, and
Figs. 2~b! and 3 show some representative results of the cha-
otic system under different threshold values x*. It is clear
that thresholding manages to yield cycles of varying period-
icities. Also, note that simply setting the threshold beyond
the bounds of the attractor gives back the original dynamics,
and so the controller is easily switched on and off ~see
Table I!.
A detailed comparison shows a complete agreement be-
tween experimental observations and analytical results @1#.
For instance, the threshold which needs to be set in order to
obtain a certain periodicity and the trajectory of the con-
trolled orbit can be worked out exactly through symbolic
dynamics techniques @1#. Further, the control transience is
very short here ~typically of the order of 1023 times the
FIG. 2. ~a! Trace of the ~uncontrolled! chaotic attractor in the
time domain. The ordinate is xn produced by the circuit in Fig. 1
and the abscissa is the discrete time n, with time/div51 msec. ~b!
Trace of xn generated from the control circuit vs discrete time n for
a controlled period 6 cycle with time/div50.1 msec.5-2
REALIZATION OF THE FUNDAMENTAL NOR GATE . . . PHYSICAL REVIEW E 68, 016205 ~2003!FIG. 3. Typical controlled attractors effected by setting different thresholds V*. Ordinate and abscissa represent traces of xn11 and xn for
~a! period 1 cycle with V*55 V; ~b! period 4 cycle with V*59.1 V; ~c! period 7 cycle with V*59.355 V; and ~d! period 10 cycle with
V*59.5 V.controlled cycle! and the perturbations involved in threshold
control are usually small.
This method is then especially useful in the situation
where one wishes to design controllable components that can
TABLE I. Threshold ranges vs periodicity of the controlled
cycle for the chaotic logistic map circuit. Note that cycles of the
same period, but different geometries, can be obtained in different
threshold windows.
Range of threshold
~in units of 10 V! Nature of controlled orbit
x*,0.75 Period 1 ~fixed point!
0.75,x*,0.905 Period 2 cycle
x*;0.965 Period 3 cycle
0.905,x*,0.925 Period 4 cycle
x*;0.979 Period 5 cycle
x*;0.93 Period 6 cycle
x*;0.9355 Period 7 cycle
x*;0.932 Period 8 cycle
x*;0.981 Period 9 cycle
x*;0.95 Period 10 cycle01620switch flexibly between different behaviors. Calibrating the
system characteristics at the outset with respect to threshold
gives one a look-up table to directly and simply extract
widely varying temporal patterns. Thus, this scheme has a
considerable potential for use in applications to chaos com-
puting @1#, communications @5#, pattern formation, control
systems, and signal processing. Also, the simplicity of the
controller implies low complexity costs, which is important
in technical applications seeking to exploit the richness of
chaos in a direct and efficient way.
Now, in the following section, we will explicitly show one
particular application: the realization of the fundamental NOR
gate. This constitutes a proof of principle experiment dem-
onstrating the universal computing capability of chaotic
systems.
II. SCHEME FOR OBTAINING THE FUNDAMENTAL NOR
GATE WITH A CHAOTIC SYSTEM
Consider the above chaotic logistic map circuit in the
range of threshold values x*,0.75, namely, in the fixed
point regime, where the state of the system is always natu-5-3
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pair of inputs (I1 ,I2) involves the following steps.
~1! Inputs: x→x*1X11X2 , where X1,250 when I1,2
50 and X1,25d when I1,251. So, the state of the system is
equal to x* when input set is ~0,0!, x*1d when input set is
~0,1! or ~1,0!, and x*12d when input set is ~1,1!.
~2! Chaotic update, i.e., x→ f (x), where f (x) is a chaotic
function ~specifically the logistic map here!.
~3! Threshold mechanism to obtain output Z is
Z50 if f ~x !<x*,
Z5 f ~x !2x* if f ~x !.x ,
where x* is the threshold. This is interpreted as the logic
output 0 if Z50 and logic output 1 if Z5d .
Note that, in our implementation, we demand that the in-
put and output have equivalent definitions ~i.e., 1 unit is the
same quantity for input and output!. So, constant d assumes
the same value throughout a network. This will allow the
output of one gate element to easily couple to another gate
element as input, so that gates can be ‘‘wired’’ directly into
gate arrays implementing compounded logic operations.
Now, for a NOR gate implementation, the following must
hold true:
FIG. 4. Schematic circuit for implementing the NOR gate.
FIG. 5. Circuit module for implementing the NOR gate. See text
for details.01620~i! When I150 and I250, output is 1.
~ii! When I150 and I251, or I151 and I250, output is
0.
~iii! When I151 and I251, output is 0.
This is realized in the large range x*50.696– 0.75. In this
regime, with d5 f (x*)2x*54x*(12x*)2x*, one has the
following.
~i! f (x*).x*; so when both I15I250, we have Z
[ f (x*)2x*5d , thus yielding logic output 1.
~ii! f (x*1d),x*; so when either I1 or I2 is 1, we have
Z[0 thus yielding logic output 0.
~iii! f (x*12d),x*; so when I15I251, we have Z[0
thus yielding logic output 0.
This clearly follows the NOR input-to-output association
pattern, and this response pattern is robust as it can be ob-
tained in a wide range of threshold.
The schematic diagram for the NOR gate implementation
is depicted in Fig. 4. The actual circuit implementation of the
NOR gate module is depicted in Fig. 5. Along with circuits of
Figs. 1~a! and 1~c!, the circuit of Fig. 5 is employed for the
NOR gate realization. For this case, all marked terminals are
FIG. 6. Timing sequences from top to bottom: ~1! first input I1 ,
~2! second input I2 , ~3! state after chaotic update f (x), and ~4!
output NOR (I1 ,I2) obtained by thresholding. Here, t refers to the
timing of the logic signal waveforms. Note that the iteration fre-
quency is much higher than logic signal frequency. The above
waveforms are observed both in PSPICE circuit simulations and
actual hardware realization within an accuracy of 5 mV.5-4
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cuitry. In Fig. 5, input I corresponds to input voltage levels
and d denotes the output voltage levels to implement the
state of the NOR gate.
In our circuit, we specifically implement a threshold value
of x*50.7. So, d54x*(12x*)2x*50.14; and ~1! for in-
put ~0, 0!, state after chaotic update is f (0.7)50.84.x* and
so output51; ~2! for inputs ~0, 1!/~1, 0!, state after chaotic
update is f (0.84)50.5376,x* and so output50; ~3! for
input ~1, 1!, state after chaotic update is f (0.98)50.078401620,x* and so output50 ~see Fig. 6!. So, the knowledge of the
dynamics has allowed us to reverse engineer and obtain what
must be done in order to select out the temporal patterns
emulating the NOR gate @6#.
In summary, we have experimentally demonstrated the
basic principles for direct implementation of the fundamental
NOR logic gate utilizing chaos. Thus, we provide a proof of
principle experiment of the capability of chaotic systems for
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